Latest #risc Threads Top

CommunityNews
Commercial out-of-order RISC-V cores turn out to be vulnerable to the major Spectre variants, and most of the mitigations that exist on x...
New
CommunityNews
In this blog I will look at some of the drivers for the growth of RISC-V, its value proposition and explain why supporting RISC-V is impo...
New
CommunityNews
ESP32-S31 delivers comprehensive multi-protocol connectivity, rich multimedia interfaces, and hardware-accelerated security for next-gene...
New
New
CommunityNews
This Buildroot-based basic Linux distribution runs natively on the RP2350’s Hazard3 RISC-V cores — albeit not very quickly.
New
CommunityNews
How I enabled the PowerVR GPU on the TH1520 SoC by writing the missing kernel drivers.
New
CommunityNews
At RISC-V Summit North America 2025, Andrea Gallo, CEO RISC-V International, and Phil Wennblom, Chair of the ISO/IEC Joint Technical Comm...
New
CommunityNews
Once a hyperscaler or a cloud builder gets big enough, it can afford to design custom compute engines that more precisely match its needs...
New
CommunityNews
Some high-performance RISC-V processors are in the pipeline for the rest of the year 2025, namely UltraRISC UR-DP1000, Zhihe A210, and Sp...
New
CommunityNews
Open-source RISC-V cores are increasingly demanded in domains like automotive and space, where achieving high instructions per cycle (IPC...
New

This Week's Trending Top

CommunityNews
Commercial out-of-order RISC-V cores turn out to be vulnerable to the major Spectre variants, and most of the mitigations that exist on x...
New

This Month's Trending Top

This Year's Trending Top

CommunityNews
Once a hyperscaler or a cloud builder gets big enough, it can afford to design custom compute engines that more precisely match its needs...
New
CommunityNews
ESP32-S31 delivers comprehensive multi-protocol connectivity, rich multimedia interfaces, and hardware-accelerated security for next-gene...
New
CommunityNews
At RISC-V Summit North America 2025, Andrea Gallo, CEO RISC-V International, and Phil Wennblom, Chair of the ISO/IEC Joint Technical Comm...
New
CommunityNews
This Buildroot-based basic Linux distribution runs natively on the RP2350’s Hazard3 RISC-V cores — albeit not very quickly.
New
CommunityNews
How I enabled the PowerVR GPU on the TH1520 SoC by writing the missing kernel drivers.
New
New
CommunityNews
In this blog I will look at some of the drivers for the growth of RISC-V, its value proposition and explain why supporting RISC-V is impo...
New

Last Three Year's Trending Top

CommunityNews
TCC RISC-V Compiler runs in the Web Browser (thanks to Zig Compiler). Today we’re running Apache NuttX RTOS inside a Web Browser. What i...
New
NewsBot
A new Rocky Linux blog post/announcement has been posted! Get the full details here: https://rockylinux.org/news/rockylinux-support-for...
New
CommunityNews
Some high-performance RISC-V processors are in the pipeline for the rest of the year 2025, namely UltraRISC UR-DP1000, Zhihe A210, and Sp...
New
NewsBot
A new CentOS blog post/announcement has been posted! Get the full details here: Initial CentOS Support for RISC-V – Blog.CentOS.org
New
CommunityNews
Get Started with Embedded Swift on ARM and RISC-V Microcontrollers. We’re pleased to introduce a repository of example projects that dem...
New
CommunityNews
Milk-V Goes After the Raspberry Pi Compute Module 4 with a Pin-Compatible RISC-V Alternative. The Milk-V Mars Compute Module includes du...
New
CommunityNews
Open-source RISC-V cores are increasingly demanded in domains like automotive and space, where achieving high instructions per cycle (IPC...
New
NewsBot
A new CentOS blog post/announcement has been posted! Get the full details here: CentOS for RISC-V Now Available – Blog.CentOS.org
New
CommunityNews
Lichee Console 4A is a $299 mini-laptop with a RISC-V processor and 7 inch display - Liliputing. Lichee Console 4A is a $299 mini-laptop...
New
CommunityNews
Android and RISC-V: What you need to know to be ready. You can build, test, and run the Android support for RISC-V on your own machine.
New
CommunityNews
RISC-V battles to get messaging right over open standard. It’s the difference between export limits on specific chips – and a problemati...
New
CommunityNews
VPR: Nordic’s First RISC-V Processor. VPR (pronounced “Viper”) is Nordic Semiconductor’s first RISC-V processor, landing in the new nRF5...
New
New
CommunityNews
Introducing a new RISC-V Mainboard from DeepComputing. We’re excited to share a preview of a Framework Laptop 13 Mainboard with a new CP...
New
New

Trending Over Three Years Top

First poster: bot
Writing an OS in Rust to run on RISC-V. Writing an OS in Rust to run on RISC-V. GitHub Gist: instantly share code, notes, and snippets.
New
First poster: bot
Processor • SiFive U74 RISC-V Dual core with 2MB L2 cache @ 1.5GHz • Vision DSP Tensilica-VP6 for computing vision • NVDLA Engine (conf...
New
First poster: bot
Report: Apple to Move a Part of its Embedded Cores to RISC-V, Stepping Away from Arm ISA. According to Dylan Patel of SemiAnalysis sourc...
New
AstonJ
Just watching now, seems well researched - very interesting actually… He’s a Windows user btw :upside_down_face:
New
First poster: bot
The Genius of RISC-V Microprocessors. How the instruction set for RISC-V processors has been designed cleverly for both simplicity and h...
New
First poster: bot
October update: An Ox, no bull | PINE64. I hope that the good news and all the announcements of this month will make up for the much del...
New
First poster: bot
RISC-V Linux on ESP32. I’ve been playing with the idea of running linux on ESP32 since the first days I’ve met its more robust module, t...
New
First poster: bot
The first RISC-V portable computer is now available. The DevTerm R-01 is a RISC-V based “slabtop” computer.
New
First poster: bot
The RISC Deprogrammer. I should write up a larger technical document on this, but in the meanwhile is this short (-ish) blogpost. Everyt...
New
First poster: bot
RISC-Vlim, a RISC-V Framework for Logic-in-Memory Architectures. Most modern CPU architectures are based on the von Neumann principle, w...
New
New
First poster: bot
Designing a RISC-V CPU, Part 1: Learning hardware design as a software engineer Tue 16 February 2021 I have no experience in digital log...
New
First poster: bot
selfie. An educational software system of a tiny self-compiling C compiler, a tiny self-executing RISC-V emulator, and a tiny self-hosti...
New
First poster: bot
GitHub - OpenXiangShan/XiangShan: Open-source high-performance RISC-V processor. Open-source high-performance RISC-V processor. Contribu...
New
First poster: bot
NASA Selects SiFive and Makes RISC-V the Go-to Ecosystem for Future Space Missions - SiFive. SiFive X280 delivers 100x increase in compu...
New
  • Follow
  • Join
  • Shape
the conversation

Latest on Devtalk

Devtalk

Similar Portals

    None added yet

Get money off!

The Pragmatic Bookshelf

35% off any eBook

Manning Publications

45% off any item

The Pragmatic Studio

20% off any course

Linux New Media

15% off any non-sub item

Simply use coupon code "devtalk.com" at checkout. Where applicable this coupon can be used for an many items and as many times as you like!